

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
28 July 2005 (28.07.2005)


PCT

(10) International Publication Number
WO 2005/069561 A1

- (51) International Patent Classification⁷: **H04L 12/56**, (74) Agent: **OSLO PATENTKONTOR AS**; P.O. Box 7007M, N-0306 Oslo (NO).
H04Q 11/00
- (21) International Application Number: **PCT/NO2005/000023** (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (22) International Filing Date: 20 January 2005 (20.01.2005)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 20040263 20 January 2004 (20.01.2004) NO
- (71) Applicant (for all designated States except US): **TE-LENOR ASA** [NO/NO]; Snarøyveien 30, N-1331 Fornebu (NO).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): **BJØRNSTAD, Steinar** [NO/NO]; Fagertunveien 31B, N-1357 Bekkestua (NO).
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: A METHOD AND ARRANGEMENT FOR AN IMPROVED BUFFER SOLUTION WITHIN A COMMUNICATION NETWORK SWITCH



Generic model of simulated switch.

(57) Abstract: In asynchronous optical packet switches, scheduling packets from a buffer randomly will cause less efficient utilization of the buffer. Additionally, reordering of packets may cause problems for service quality demanding applications. According to the present invention a new electronic buffer scheduling algorithm is proposed and a switch utilizing this algorithm is disclosed. The algorithm is designed for utilizing the buffer resources efficiently, still avoiding serious packet reordering.